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Abstract — The technology of CMOS large-scale integrated
circuits (LSI’s) achieved remarkable advances over last 25 year
and the progress is expected to continue well into the next cen-
tury. The progress has been driven by the downsizing of the
active devices such as MOSFETs. Approaching these dimen-
sions, MOSFET characteristics cannot be accurately predicted
using classical modeling methods currently used in the most
common MOSFET models such as BSIM, MM9 etc, without
introducing large number of empirical parameters. Various
physical effects that needed to be considered while modeling
UDSM devices: quantization of the inversion layer, mobility
degradation, carrier velocity saturation and overshoot, poly-
depletion effects, bias dependent source/drain resistances and
capacitances, vertical and lateral doping profiles, etc. In this
paper, we will discuss the progress in the CMOS technology
and the anticipated difficulties of the sub-0.25 µm LSI down-
sizing. Subsequently, basic MOSFET modeling methodologies
that are more appropriate for UDSM MOSFETs will be pre-
sented as well. The advances in compact MOSFET devices will
be illustrated using application examples of the EPFL EKV
model.
Keywords — ultra deep submicron (UDSM) technology, com-
pact modeling, EKV MOS transistor model, MOSFET, mat-
ching, low power and RF applications.
1. The ultra deep submicron
CMOS technology developments
Over the last 25 years, technology of CMOS large-scale in-
tegrated circuits (LSI’s) has achieved advances stage. Ho-
wever, even before the downsizing of the LSI devices re-
aches its fundamental limits this process is expected to en-
counter severe technological and economic problems when
the minimum features of the active devices are being shifted
to dimensions below sub-quarter micron, the so-called ultra
deep submicron (UDSM) technology. The downsizing allo-
wed minimizing geometry of transistor. The number of the
transistors in a chip increases and the functionality, swit-
ching and operation speed of the LSI’s circuit is improved.
Indeed, these continuous technology improvements are cor-
rectly predicted according the Moore’s law [1]. Moreover,
at the research level, many institutions have already repor-
ted successful fabrication of sub-0.1 µm MOSFET devices
operation at room temperature. As indicated in Fig. 1, for
most aggressively scaled DRAM, the integration scale will
reach 256 Gbit by the year 2010. There seems to be no
physical limitation for feature size down to 25 nm. Further-
more, there are no apparent fundamental limits for Si, in
terms of tunneling and other quantum mechanical effects
Fig. 1. Trends of the MOSFET gate length scaling in advanced
LSI technologies.
for the features size. The challenges to surmount these pro-
blems encompass almost all aspects of the device physics,
processing, and integration including interconnection and
patterning technologies. In the long term, as the semicon-
ductor feature size reaches the atomic limit, alternative me-
ans for computation will be needed to further increase the
information throughput.
The great success has been achieved with the scaling me-
thods in miniaturizing MOSFETs down to gate lengths of
0.18 µm at the LSI product level and 0.01 µm at the rese-
arch level, respectively. However, the actual scaling of the
parameters has been different from that originally propo-
sed [3] and is shown in Table 1. The major difference is
the supply voltage reduction. The supply voltage was not
reduced in the early stage of the LSI generation in order to
keep a compatibility with the supply voltage of conventio-
nal systems and to obtain higher operation speed at higher
electric fields. The supply voltage started to decrease at
the level of 0.5 µm CMOS processes because the electric
field across the gate oxide would have exceeded value of
4 MV/cm, which has been regarded as the maximum limi-
tation in terms of time-dependent dielectric breakdown and
hot-carrier induced degeneration for short channel transi-
stors, generally speaking reliability issues of the MOSFET
devices. Now, however, it is not easy to reduce supply vol-
tage because of the difficulties in reducing the threshold
voltage of the MOSFET. Too small threshold voltage leads
to significant large subthreshold leakage current and forcing
designers to design IC operating in subthreshold (moderate
inversion) regime. The supply voltage higher then expec-
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Table 1
Main EKV v2.6 intrinsic model parameters for first and second order effects
Name Description Default Unit
COX Gate oxide capacitance 0.7E-3 F/m2
XJ Junction depth 0.1E-6 m
VTO Nominal threshold voltage 0.5 V
GAMMA Body effect factor 1.0 V1/2
PHI Bulk Fermi potential (2) 0.7 V
KP Transconductance parameter 50E-6 A/V2
E0 Mobility reduction coefficient 1E12 V/m
UCRIT Longitudinal critical field 2E6 V/m
DL Channel length correction 0.0 m
DW Channel width correction 0.0 M
LAMBDA Depletion length correction 0.5 -
LETA Short channel effect coefficient 0.1 -
WETA Narrow channel effect coefficient 0.1 -
Q0 RSCE peak charge density 0.0 A s / m2
LK RSCE characteristic length 0.3E-6 m
IBA First impact ionization coefficient 0.0 1/m
IBB Second impact ionization coefficient 3E8 V/m
IBN Saturation voltage factor for impact ionization 1.0 -
ted form the original scaling is one of the reasons for the
increased distributed power.
An increase of the number of transistors in a chip by more
than factor of K2 is another reason for the power increase.
In fact, the transistor size decreased by a factor of 0.7 whi-
le the transistor area decreased by factor of 0.5 for every
generation. Present complex digital designs cannot wait for
the downscaling and thus the actual chip size increased by
a factor of four, more than predicted by standard scaling
rules. Introducing new technologies such as multilayer in-
terconnections, double polysilicon and further complicated
cell structures for the memories partially solves the problem
of insufficient IC area.
Recent progress in the CMOS scaling has been achieved
using improved DUV lithography tools. Originally, targe-
ted at the 0.35 µm devices, these tools were successfully
introduced at 0.25 µm level and are being used in the cur-
rent 0.18 µm generation. The use of these tools is projected
at least for 0.15 µm devices. Further progress is required to
adapt popular reticle enhancement technique (RETs), pro-
ximity correction and phase shift mask (OPC/PSM) to ob-
tain improved packaging densities. ¿From the extrapolation
of traditional scaling, UDSM devices are expected to have
excellent drive current and the projected performance sug-
gests circuits operating at frequencies up to 10 GHz. On
the other hand, one should remember that there are serious
technological and economic limitations of further, accelera-
ted improvements of the standard CMOS technologies and
the transistor performance could be, to some extent, com-
promised. In aggressively sized technologies, oxide scaling
leads to rapidly increased gate currents, regardless of the
oxide quality. Further improvements in the reduction of the
gate tunneling currents require the use of alternative ga-
te dielectric materials. High-k materials are good candi-
dates to replace standard gate oxides. Similarly, potential
solutions (e.g. low energy implantation) for advanced sour-
ce/drain extension engineering, which would approach the
physical limit of ultra-shallow but low-resistance junctions,
have been discussed in the literature. Table 2 lists scaling
problems of the advanced LSI devices and possible tech-
nology and architecture solutions.
2. Challenges of the compact modeling
As previously mentioned, in aggressively scaled UDSM
technologies, the gate oxide thickness is approaching the
inversion layer thickness resulting in high fields at the sili-
con surface. These high electric fields at the surface cause
various physical effects such as quantization of accumula-
tion/inversion layers (QM effect), carrier saturation veloci-
ty and velocity overshoot that must be taken into account
while developing UDSM transistor model. Other physical
effects, which are additional to the short channel effects
are polysilicon gate depletion effect, impact of nonuniform
channel doping profile on threshold voltage, bias depen-
dent source/drain resistances and capacitances, drain indu-
ced barrier lowering (DIBL) are relevant to UDSM mode-
ling, as well.
First of all, the regional approach, which is the most fre-
quently used that combines different equations for different
regions of device operation and then piece them together by
smoothing function to avoid eventual discontinuities. There
are a number of advantages. Firstly, it allows for a simple
implementation of the short channel effects using empiri-
cal relations. Then it offers relatively fast computation time,
which is not always true for other models like BSIM3. Ne-
vertheless, it has some disadvantages such as ignoring the
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Table 2
Parameter scaling
Ideal Scaling Rules
Parameter Scale Limiting factor Example values
Gate length (Lg) 1/K Lithography 0.18 µm
Gate width (Wg) 1/K Lithography
Gate area (Ag) 1/K2 Lithography
Oxide thickness (tox) 1/K Defects, direct tunneling 5 nm
Gate capacitance (Cox ∼ Ag/tox) 1/K
Gate charge (Qg ∼CoxV ) 1/K2
Propagation delay (tpd) 20 ps
Clock frequency ( f ∼ 1/tpd) K Power consumption, circuit speed 600 MHz
Channel doping (Nsub) K Junction leakage current 10
18cm3
Junction depth (x j) 1/K Sheet resistance 0.04 µm
Threshold voltage (Vth) 1/K Off leakage current 0.4 V
Supply voltage (Vdd) 1/K Lower Vth, circuit speed 2.7 V
Number of transistors (n) K2 Power consumption, Circuit speed 3-22 M
Chip size (∼ nAg) 1 Yield 3 cm2
Power (1/2 f nCV 2) 1 Heat generation 10 W
inversion layer thickness and consequently the quantization
of the inversion layer. This leads to wrong deduction of the
non-physical gate oxide thickness which in turn results in
inaccurate capacitance simulations. The model scalability
over full range of available device geometries (W , width/L,
length) is rarely possible without so-called parameter bin-
ning. The binning is artificially introduced into the model
structure and usually generated discontinuities across the
boundaries. Most common way of including L and W de-
pendence on a parameter P is:
P = P0+
P1
L
+
P2
W
assuming that the model parameters are inversely propor-
tional to L and W . However, a better binning scheme have
been proposed in [4]:
P = P0+P1
[1
L
− 1
Lre f
]
+P2
[ 1
W
− 1
Wre f
]
+
+P3
[1
L
− 1
Lre f
]
·
[ 1
W
− 1
Wre f
]
,
where Lre f and Wre f are large reference device length and
width, respectively.
To model UDSM technology processes, more and more
parameters are introduced into models based on the regional
approach. The increased number of adjustable parameters
complicated the parameter extraction process and model
usage.
Most of above mentioned shortcomings of the regional ba-
sed models are solved using surface potential approach.
The full operation range of the MOSFET device from we-
ak inversion through moderate to strong inversion is descri-
bed in a physical and continuous way. Artificial smoothing
functions and parameter binning are not necessary. This
physical description of the MOSFET characteristics is also
most accurate because gate bias dependence of the surface
potential is taken into account in the continuous manner.
Unfortunately, the biggest disadvantage is that the surface
potential needs to be solved at each bias point interactively
due to the implicit nature of the bias dependence of the
surface potential. Thus, the drawback of this approach is
computation time because of the iteration procedure.
The third approach is the hybrid approach, which combines
regional and surface based methods to take advantages of
both. The hybrid methodology allows the incorporation of
all the essential physics of scaled UDSM MOSFET devi-
ces such as short channel and narrow width effects, reverse
short channel effect (RSCE), bias dependent source/drain
resistances, and channel length modulation (CLM). Suc-
cessful modeling of UDSM devices with channel length of
0.1 µm has been reported.
Growing complexity of the most commonly used compact
models (including recent versions of BSIM [5], MM9 [6]
and EKV [7]) can be clearly visible in Fig. 2, which shows
also the increase of the number of the intrinsic DC pa-
rameters. This figure indicated that models are becoming
more and more empirical rather than physical in the their
description.
3. The EPFL EKV MOSFET model
A detailed description of the EKV v2.6 model formulation
can be found in [7–10]; for reference some basic model
equations are presented here. One of the main features of
the EKV model is the continuity of the large- and small-
signal characteristics and its derivatives from weak through
moderate to strong inversion. The model accounts for many
of the important second order effects, by using only a small
set of the intrinsic parameters (see Table 3), most of which
have similar meanings as in well-known Spice models.
JOURNAL OF TELECOMMUNICATIONS
AND INFORMATION TECHNOLOGY 3-4/2000 33
Władysław Grabiński, Matthias Bucher, Jean-Michel Sallese, and Franc¸ois Krummenacher
Table 3
Scaling problems and possible technology solutions
Scaling problem Solution Technology Architecture
Hot electrons degenerate gate
oxide and reduce device relia-
bility
Reduction of the high electric
potential drops in drain region
Additional lightly doped drain
(LDD) ion implantation
Subsequent increase of the
channel doping increase S/D
capacitancs
Decuppling of both parame-
ters thru additional vertical
implantation in the substrate
The retrogate well using addi-
tional implantation in the sub-
strate
Parasitic leakage currents in
the substrate (punch through).
The potential barrier at S/D
junction is reduced by high
potential (DIBL)
Higher doping concentration
increases S/D potential barrier
Introduction of the po-
cked/halo implantation step
Complex and difficult to con-
trol implantation steps intro-
duces large variations of the
process related device para-
meters
Substitution of the ion implan-
tation by well controlled thin
layer deposition
Improved MBE and/or CVD
process steps
Bulk MOSFET are difficult to
scale because of very complex
implantation profiles
Substitution of the classic pn-
junction by a insulator barrier
Bulk Si wafers are replaced by
SOI wafers with buried oxide
Limit of the optical photo-
lithography (alternative litho-
graphy systems are not ready)
Introduction of the 3D pla-
nar processes (Double Gate
MOST)
Buried Si-SiO2 interface as
additional channel region
Lithography of the planar
structures are not more possi-
ble (constant channel length)
Lithography independent
channel scaling using thin
atomic layers
Vertical Double Gates are de-
fined channel by thin atomic
layers
Classic MOST are not scala-
ble. MOST operation is domi-
nated by quantum effects
New quantum level devices
(i.e. based on the tunnel bar-
rier)
Multi tunnel junction (MTJ)
technologies
Atom level scaling (?)
Optimum of the Si technology
is reached
Additional improvements of
the IC performance are possi-
ble only on an algorithmic le-
vel.
Referring the gate, source and drain voltages, VG, VS, and
VD respectively, to the local substrate preserves the intrinsic
device symmetry. The model uses a threshold voltage V TO
corresponding to the gate voltage such that the inversion
charge forming the channel is zero in equilibrium (VD = 0
and VS = 0). A pinch-off voltage VP corresponds to the
value of the channel potential for which the inversion charge
becomes zero in a non-equilibrium situation (Fig. 3). The
pinch-off voltage is directly related to the gate voltage:
VP =V
′
G−PHI− γ ′
[√
VG+
(
γ ′
2
)2
− γ
′
2
]
, (1)
VG =V
′
G−V TO−∆VRSCE +PHI+GAMMA
√
PHI . (2)
The pinch-off characteristic measured at constant specific
current in the transistor biased in saturation is a kernel of
the EKV v2.6 parameter extraction [11, 12]. In the cur-
rent formulation of the EKV v2.6 model the modified body
effect factor accounts for both short and narrow channel
effects:
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Fig. 2. Number of DC current parameters versus the year of the
model introduction. Most recent versions of the BSIM, MM9 and
EKV models are included.
Fig. 3. (a) The pinch-off voltage (VP vs VG) characteristic for
a NMOS transistor of a 0.5 µm technology. (b) Measured and
simulated transconductance to normalized drain current (gDS/ID)
ratio from weak through moderate to strong inversion.
γ ′ = GAMMA+ εSi
COX
[
3 ·WETA
W +DW
√
PHI+VS+
− LETA
L+DL
(√
PHI+VD+
√
PHI+VS
)]
. (3)
The slope factor n is defined as the inverse of the derivative
of the pinch-off VP vs VG characteristic and therefore is
a function of the same parameters: V TO, GAMMA and
PHI.
The drain current is derived under typical assumptions for
charge-sheet models, including drift and diffusion compo-
nents [9], and is normalized to the specific current IS :
ID = IF(VP−VS)− IR(VP−VD) , (4)
where
IF(R)
(
VP−VS(D)
)
= IS i f (r) , (5)
IS ≡ 2nU2t µ COX We f f /Le f f , (6)
i f (r) are normalized forward and reverse currents expres-
sed by a simple function. The specific current IS depends
essentially on W/L and µ , where µ is the mobility acco-
unting for vertical and lateral electric fields in the transistor
channel.
Both components, the forward and reverse currents, ha-
ve the same asymptotic behavior, which is exponential in
weak inversion and quadratic in strong inversion. The in-
termediate region of moderate inversion is described by an
interpolation function derived from physics. The expression
for the drain current of an ideal long channel transistor re-
quires only four parameters: the mobility related parameter
KP, the threshold voltage V TO, the substrate effect para-
meter GAMMA and the surface potential in strong inversion
at equilibrium PHI. Second order effects such as mobili-
ty reduction due to the vertical field, velocity saturation
and short- and narrow-channel effects are taken into acco-
unt with additional model parameters. Another parameter,
COX , is required so that charges and transcapacitances ne-
cessary for dynamic operation can also be expressed.
The reverse short channel effect (RSCE) is included in the
pinch-off voltage VP, in addition to the charge-sharing con-
cept, to extend range on the EKV v2.6 model applications.
The RSCE is described using simple expression [9]:
∆VRSCE =
2 ·Q0
COX
1[
1+0.5
(ξ +√ξ 2+Cε )]2 , (7)
where ξ =C1 (10 Le f f /LK−1), C1 and Cε are constants.
The parameters are the peak charge density at the sour-
ce/drain ends Q0 and the characteristic length of charge
distribution LK.
The substrate (impact ionization) current effect, which re-
quires three model parameters, is modeled using the follo-
wing expression [8]
IDB = IDS
IBA
IBB
Vds′ exp
(−IBBLC
Vds ′
)
, (8)
where Vds ′ = VD−VS− IBN VDSS and VDSS is the drain to
source saturation voltage. The substrate current is treated
as a component of the total extrinsic drain current, flowing
from the drain to the bulk. The total drain current is therefo-
re expressed as ID = IDS+ IDB. Consequently, the substrate
current affects the total extrinsic conductances, in particular
the drain conductance.
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The static DC model is completed with a continuous dy-
namic model, in which intrinsic charges and capacitances
are expressed as continuous functions of the normalized
forward and reverse currents, which are valid in all regions
of operation. This implementation does not require additio-
nal model parameters. The same holds for the noise model.
The thermal noise expression is continuous and valid from
weak to strong inversion. A first order non-quasi-static
(NQS) model for transadmittances is used for AC and tran-
sient analysis at high frequencies. Temperature behavior of
the intrinsic model can be adapted using four parameters.
Finally, many analog circuit applications are limited by the
matching properties of the devices, which depend mainly
on geometry and bias conditions. Unlike other MOS transi-
stor models, the EKV v2.6 model also allows for geometry
and bias-dependent matching analysis using Monte-Carlo
statistical circuit simulation. The EKV v2.6 requires only
three dedicated matching parameters.
Extrinsic model elements: series resistances, junction cur-
rents and capacitances, overlap capacitances along with
temperature dependencies are implemented into model in
conventional manner similar to many other models. Se-
ries resistances usually add two extra nodes. However if
this should be avoided to increase efficiency, the following
scheme allows to explicitly account for series resistance in
drain current and conductances as discussed in [12]
ID
ID0
=
gm
gm0
=
gms
gms0
=
gd
gd0
∼= 11+gms0 RS +gd0 RD
, (9)
where the subscript „0” denotes currents or conductances
calculated without series resistances.
4. New polysilicon depletion model
The continuing increase of the channel doping concentra-
tion when scaling deep submicron CMOS technology using
dual polysilicon gates accentuates the impact of the polysi-
licon depletion effect [16, 17] on all device characteristics.
The new model, which correctly predicts transcapacitances
as well as drain current and includes mobility reduction,
has been published [18].
New compact modeling results are compared to the charac-
teristics obtained from a 2D numerical device simulator. In
Fig. 4, the normalized transcapacitances versus gate volta-
ge are shown at various drain-to-source voltages, namely
VD = 0, 0.5, 1 V and VS = 0 V. The new analytical model is
compared to the numerical device simulation, and shows an
excellent match for all bias conditions for all transcapaci-
tances: CGG, CDG, CSG, and CBG. A single set of parameters
is used in the analytical model for all bias conditions. The
flat-band voltage has been adapted to match the measure-
ment, and all other parameters match those underlying the
2D device simulation to within a few percent, i.e. to about
the accuracy of the estimate of the doping concentrations in
the gate and the substrate. The agreement at VD =VS = 0 V
is excellent, CDG =CSG is correctly predicted, and the va-
lue of CDG =CSG =CGG/2 is correctly reached in strong
Fig. 4. Normalized transcapacitances versus gate voltage for
n-channel device showing polysilicon depletion: (a)VD =VS = 0 V,
(b) VD = 1 V, VS = 0 V. The new analytical model (lines) is com-
pared to 2D numerical devices simulation (markers).
inversion. At non-equilibrium conditions, the agreement is
slightly degraded in the transition regions from saturation
to non-saturation. Nonetheless, the overall qualitative beha-
vior for an analytical model using only physical parameters
remains excellent. Similar results have also been found with
different levels of substrate and gate doping concentrations.
Correct asymptotic behavior is found for all transcapaci-
tances, including the ones not shown here, and is found to
be further improved with respect to the previous lineari-
zation. Note that e.g. the correct behavior of CBG → 0 in
strong inversion non-saturation, is due to the higher-order
development of the bulk charge used, while its first-order
counterpart would indeed lead to an incorrect asymptotic
behavior of CBG.
The effect of polydepletion on drain current versus gate
voltage characteristics is shown in Fig. 5, for two values
of drain voltage, VD = 0.5 V and VD = 1 V correspon-
ding to the same cases as in Fig. 4. Two cases of polysi-
licon doping concentrations are shown, Np = 1 · 1019 cm3
corresponding to the same devices as used in Fig. 4, and
Np = 9.1 · 1020 cm3 showing no polydepletion as a result.
The same parameter set is used for the analytical model in
both cases, except for the change in polysilicon doping con-
centration and a slight change in the flat-band voltage, due
to a changed work function difference between the polyga-
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Fig. 5. Drain current versus gate voltage, for two drain voltages,
VD = 0.5 V; 1 V; VS = 0 V, for two cases of polysilicon doping con-
centrations. 2D simulation (markers) and analytical model (lines).
The model uses one set of parameters in all conditions except for
changed gate doping concentration.
te and the substrate. The mobility model parameters have
been chosen to match the case with polydepletion. As can
be seen, the case without polydepletion is reasonably well
matched without adapting model parameters further, con-
firming the coherence of the model. The slight difference
observed may also stem from different processing circum-
stances for each cases.
5. New NQS charge based model
Despite various efforts devoted to high frequency and tran-
sient modeling of the MOS transistor, using both nume-
rical and analytical approaches [19, 20], only incomplete
sets of first-order NQS expressions were proposed for the
kind of model discussed here [21]. The new model offers
exact analytical of small signal NQS MOS transistor be-
havior, which is valid in all modes of operation and from
DC to high frequencies, and was published in [22]. This
is derived from a general charge based approach and uses
the framework of the EKV model. It has been demonstra-
ted that only four independent transadmittances are needed
to fully characterize the small signal operation of the de-
vice. All quantities in the model are expressed in terms
of normalized variables, which are independent of the pro-
cess parameters. Only six independent real parameters (four
transcapacitances and two transconductances) are needed to
fully describe the low frequency, small signal, behavior of
the intrinsic MOS transistor. It is also important to note that
the intrinsic transcapacitances are nonreciprocal but satisfy
the charge conservation condition.
In order to validate the model, experimental data taken from
the literature have been used. These high frequency measu-
rements were performed on PMOS transistors with 10 and
30 lm channel length and have been published [23]. The
normalized yDG data are plotted in Figs. 6a (magnitude) and
6b (phase). The set of curves, in both figures, depicts the
normalized transconductances for the three channel lengths,
in saturation mode. The corresponding theoretical charac-
teristics, calculated in terms of Bessel functions, are also
shown (note that, in Fig. 6, nyDG is plotted instead of yDG).
Fig. 6. Normalized plots of measured and simulated yDG data:
(a) magnitude and (b) phase.
A very good agreement between theory and experiment can
be observed for both; the magnitude and phase characteris-
tics, even for submicron devices. It can be noted that the
phase shift appears well before the decrease in the magni-
tude of yDG. This supports the accuracy of the model, as
phase shift is difficult to predict precisely, especially over
a large range of variation, as in the present case. The com-
plete evaluation of the magnitude and phase characteristics
of the model in saturation mode, from weak to strong inver-
sion is possible. As expected, the accuracy of the second-
order expressions is far better than the first-order one and
appears to be sufficient for most practical applications. The
agreement is fairly good for phase lags lower than 110◦.
On the contrary, the accuracy of the first-order expansion
already degrades rapidly for phase shifts exceeding 30◦.
6. RF characterization
The goal of the on-the-wafer MOSFET devices characte-
rization is to obtain the electrical behavior of the intrinsic
device, i.e. the transistor characteristic without the parasi-
tic components associated with bond pads and interconnec-
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tions. In order to achieve this goal proper vector network
analyzer (VNA) calibration and MOSFET device parameter
deembedding have to be performed.
6.1. VNA system calibration
Advanced VNAs offer number of the calibration options
and standards. A full calibration of all parameters must be
used to ensure the high accuracy needed for precise 2-port
RF measurements. The calibration procedure removes most
of errors including directivity, source match, load match,
reflection tracking, transmission tracking and crosstalks.
The most commonly used calibration method is SOLT
(short-open-load-thru) calibration available on every com-
mercially available VNA. This calibration is the combina-
tion of two single-port SOL calibrations with additional
measurements of a „thru” standard to complete the two
port calibration. The SOLT standards are reasonably good
modeled using simple lumped elements.
6.2. MOSFET parameters deembedding
The parasitics surrounding the transistor can be characte-
rized by measuring two DUT pad frames after VNA sys-
tem calibration. The measurements begin with the „open”
test structure providing Y-parameters and with „short” test
structure providing corresponding Y-parameters. The layout
of both pad frames is based on a typical GSG (ground-
signal-ground) pattern for on-the-wafer RF characteriza-
tion. First measurements determine the interconnect para-
sitics which are assumed to be parallel to DUT. The se-
cond measurement is used to determine losses and phase
rotation in the interconnect line. Once „open” and „short”
pads frames are characterized, a large range of device geo-
metries can be measured using the same de-embedding
set. In order to demonstrate the advantages of the two-
step de-embedding procedure, two experiments were per-
formed over a wide frequency range up to 110 GHz to
measure a short-channel MOSFET current gain characteri-
stic from the Y-parameters (Fig. 7). The difference between
the corrected curves applying the „open” and „open-short”
de-embedding procedures is clearly seen for frequencies
above 10 GHz. The simulation performed using the EKV
v2.6 model with the extracted parameters from DC measu-
rements and the factory default AC model parameters exhi-
bits a qualitatively correct behavior, but shows the need for
more a precise extraction of all intrinsic and extrinsic capa-
citances. The measurement data acquisition, calibration and
de-embedding were performed using commercially availa-
ble software packages [24, 25].
6.3. RF parameter extraction
Several approaches were proposed to improve RF perfor-
mance of compact models by simple modification of the
MOSFET equivalent circuit. Modifications that use additio-
nal substrate resistances along with bulk diodes and series
gate resistances were studied [14]; these are implemented
Fig. 7. (a) Open. (b) Open-short de-embedding and simulation
current gain data up to 110 GHz (n-channel MOSFET device:
30 × 20 µm/0.35 µm). Bias: Vgs = 1.0 V, Vds = 1.0 V.
as a simple equivalent. Elements such as gate resistance Rg
and bulk resistance Rb cannot be neglected in RF operation
because they are essential in forming the real part of the
Y-parameters. Note that in some simulators, Rg and Rb are
already parts of the MOSFET model, so that a subcircuit
definition specific to RF is not needed.
The equivalent gate resistance Rg takes into account the
sheet resistivity of the polysilicon gate layer and the gate
contact resistance. It can be estimated from the device geo-
metry and plays a major role in the phase characteristics
of the input Y11 and transfer admittances Y12 & Y21 of
short channel devices.
The addition of the substrate equivalent resistance Rb allows
a simple but reasonably accurate modeling of the output
characteristics Y22. It may be bias-dependent in order to
include the variations of the depleted regions close to the
source and drain junctions.
As Y11, Y12 & Y21 are very weakly dependent on Rb,
a first estimate of Rg can be obtained from Re{1/Y11}. The
total gate capacitance Cgg is extracted from Im{Y11} while
Im{Y12} provides a precise evaluation of the gate-to-drain
overlap capacitance Cgd . The extraction of Rb is based on
Y22 data. The values of these additional parameters, as
well as of other AC model parameters are then globally
optimized.
Using EKV v2.6 for the intrinsic device, it is shown from
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Fig. 8. Comparison between measured and simulated Y parameters for an n-channel MOSFET (30 × 20 µm/0.35 µm), Vgs = Vds = 1 V.
Frequency span is 0÷10 GHz.
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Fig. 9. The simulated (o) and measured (-) output current (ID) (a), (b), (c) and conductance (gDS) (d), (e), (f) for n-channel devices of
a standard 0.18 µm CMOS process.
Fig. 8 that the resulting model validity typically covers DC
to 5 GHz for 0.35 µm devices. The values for Rg and Rb
were found to be 5 Ω and 50 Ω, respectively. This shows
that losses associated with the bulk connection come into
play already at 1 GHz. The imaginary part of the Y parame-
ters is accurately predicted except for the Y21 transcapaci-
tance. The latter discrepancy is attributed to short-channel
effects not accounted for in the channel charge calculation.
This is consistent with the noticeable difference between the
measured and simulated of the current gain characteristics
for this particular MOSFET transistor.
For medium- and long-channel MOSFETs, Rg can be ne-
glected compared to the bias-dependent, nonquasistatic
(NQS) effects due to the distributed nature of the chan-
nel. Although any charge-based MOS model intrinsically
pro-vides a first-order fit of the transadmittance (through
the so-called transcapacitances), a consistent modeling of
the NQS effects requires more specific extensions of the
compact model, for which the EKV MOSFET model for-
mulation is particularly suitable [22].
7. Model applications
7.1. DC circuits evaluation
The scaling model performance with the channel length is
presented using a standard 0.18 µm CMOS process. Figu-
re 9 shows the measured and simulated output characteris-
tics (ID vs VD and gDS vs VD) at different VG for the devices
with W = 10 µm and L = 10, 1 and 0.5 µm, respectively.
The output conductance is adequately modeled using one
unique parameter set for all geometries in conduction as
well as in saturation.
The next example shows the benchmark results of D/A con-
verter circuit analysis using the EKV v2.6 model. The in-
sert of Fig. 10 shows a typical current divider circuit used
Fig. 10. The normalized branch currents versus reference current
for typical current divider circuit used in D/A converters (the
insert shows divider stages).
in D/A converters. The circuit designed is based on the
principle of an R-2R ladder circuit. Each stage divides the
reference current by a factor of 2. Simulation results show
expected behavior of the perfect current divider over seve-
ral decades of reference current. The estimated error is less
than 5% for LSB.
7.2. RF circuits evaluation
To test the performance to the EKV v2.6 model, a circu-
it level evaluation was performed using two different RF
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chips. As a first example, a simple power amplifier (PA)
well suited for RF MOSFET model evaluation has been
chosen to illustrate the use of the new subcircuit model.
The core of the PA is an interdigitated 0.35 mm NMOS
transistor, encapsulated into a SO-8 package. The circuit
operates at 900 MHz as an overdriven class B PA. Output
power vs input power characteristics (Fig. 11) were measu-
Fig. 11. Output power vs input power characteristics of the PA.
Supply voltage is: (a) 1.5 V and (b) 2.7 V.
red and simulated at two different supply voltages, 2.7 V
and 1.5 V, respectively. A good agreement for broad power
range has been achieved. In the second example, a harmonic
oscillator was designed and fabricated in the same 0.35 mm
CMOS technology. The oscillator operates at 900 MHz and
with 3 V power supply has phase noise of −101 dBc/Hz
25 kHz. Figure 12 shows basic characteristics of the oscil-
lator. Performed simulations based on the EKV v2.6 model
accurately predict the circuit performance.
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